


- 1.4.1: Institution obtains feedback on the syllabus and its transaction at the institution from the following stakeholders
- 1) Students 2) Teachers 3) Employers 4) Alumni



PRINCIPAL
S.I.E.S. GRADUATE SCHOOL OF TECHNOLOGY
Sri Chandrasekarendra Saraswathy Vidyapuram
Sector - V., Nerul, Navi Mumbai - 400706



# SIES Graduate School of Technology Sri Chandrasekarendra Saraswati Vidyapuram Sector 5, Nerul, Navimumbai-400706

# Samples of Feedback

## **Action Taken Proof - DAB**



AGENDA OF MEETING EXTC Departmental Meeting

Date:	September 22, 2017		- 1	
Convener:	Dr. Atul Kemkar			
Time:	9.30 am	4 - 1 - 1		
Venue:	Lab 306			

No.	Agenda & Discussions	Prof.Preeti Hemnani (EXTC) SIESGST-NERUL	
-----	----------------------	--	--

#### 1. Approval for departmental Mission & Vision, PEO's and PSO's

VISION

To be a Premier Department in Electronics & Telecommunications Engineering

#### MISSION

- To provide quality education satisfying the requirements of corporate world across diverse fields.
- 2. To develop life-long learning skills to cater to the socio-economic needs.
- To strengthen Industry-Institute Interaction to bridge the gap between academic and industrial requirements.
- 4. To equip students with leadership and entrepreneurial skills.

#### PEO's:

- Identify, formulate and solve engineering problems in the Industry, complying with ethical standards and societal needs.
- Pursue higher studies and professional development courses leading to significant advancement in the field of specialization.
- 3. Apply technical concepts to develop applications and design products.
- 4. Exhibit leadership and entrepreneurial acumen in career.

#### PSO's:

- Achieve eminence in domains like signal processing, VLSI, embedded IoT, RF and Microwave.
- 2. Become technocrats capable of working in multi disciplinary fields:

PRINCIPAL
5 J.E.S. GRADUATE SCHOOL OF TECHNOLOGY
5 andrasekarendra Saraswathy Vidyapuram
Sector - V, Nerul, Navi Mumbai - 400706





### AGENDA OF DAB MEETING DEPARTMENT OF EXTC

Scheduled Date:	April 13, 2018
Convenor:	Dr. Atul N Kemkar
Time:	3:00 pm
Venue:	Seminar Hall
Agenda and Discussions(MOM)	МОМ

# 1.Confirmation of Last minutes of meeting: PSO's for Approval

September 01, 2018

- To develop a platform for achieving eminence in domains like signal processing, VLSI, embedded IOT, RF & microwave.
- To build technocrats capable of working in multi-disciplinary fields.

#### Remark

Dr. Y.S. Rao:

Evidence for PSO attainment.

#### Dr J. Nirmal

. Make it attainable and measerable.



Date:

## MINUTES OF MEETING Department Advisory Board

Convener:		Dr.Rizwana Shaikh			
A		10:30 am to 12:30			
		Tutorial Room CE department			
No.	Agenda & Discussions				
1.	Approval for various Student development activities planned.				
2	Approval for various NBA related activities				
3	Discussion about Third year students projects and their participation in competition				
4	Internship for SE and TE students				
5	CSI activity: TO enhance programming skills of C/Java/SQL for TE and SE students				
6	Suggestions to bring about substantial improvements over our earlier performances				

Coordinator	Prof. A	parna Bannore			-	
	100		3.5	-	- 4	
Signature:	三年					

PRINCIPAL RADUATE SCHOOL OF TECHNOLOGY Sector + v, Nerul, Navi Mumbai - 400706



# SIES Graduate School of Technology Sri Chandrasekarendra Saraswati Vidyapuram Sector 5, Nerul, Navimumbai-400706



# MINUTES OF MEETING Department Advisory Board

Date:	Oct 19,2019		 1975
Convener:	Dr. Aparna Bannore		
Time:	2:00 pm		
Venue:	Computer Lab No 05	The state of	

No.	Agenda & Discussions	
1.	Confirmation of last minutes	
2	Gap identification and approval ,Approval covering the gap	of various SDP and activities planned for
3	Internship activities	
4	Accreditation.	
0.00		

PRINCIPAL S.I.E.S. GRADUATE SCHOOL OF TECHNOLOGY Sri Chandrasekarendra Saraswathy Vidyapura Sector = V, Nerul, Navi Mumbai = 400706





## MINUTES OF MEETING Department Advisory Board

Date:	Oct 19,2019		
Convener:	Dr. Aparna Bannore		
Time:	2:00 pm	**	
Venue:	Computer Lab No 05		

No.	Agenda & Discussions
1.	Confirmation of last minutes
2	Gap identification and approval ,Approval of various SDP and activities planned for covering the gap
3	Internship activities
4	Accreditation
	Discussion:
1,	Meeting started by welcoming the members of DAB namely Industry expert Mr.Darshan Nair(NSDL,Mumbai) and Mr.Jayant Dani(TCS), Academician Dr.Sudhir Dhage (Professor,CE department ,SPIT Mumbai) ,Ms.Pooja Rao(Alumni ) ,Ms.Vrushali Alugade (SIES Alumni: TCS) and student member Mr.Saiprasad Ganesh by HOD, Ms.Aparna Bannore.  All the members were made aware about the Institute vision mission and department Vision
-	Mission.  All the members confirmed the previous minutes of meeting. The meeting started with the
2.	first agenda of Identification of curriculum and industrial gap in the courses wherein students lack of interest in perusing studies with SQL databases where the industry now a days is working on NoSQL, industry expert Mr. Darshan Nair pointed out the need for the knowledge of basic sql and the fact that industry requires data analyst. Mr.Dani suggested to include miniproject development instead of application where in students will play around cost based query optimization and improving the transaction execution time Mr.Darshan suggested to assign students miniprojects related to inhouse GST related projects.
3.	The next agenda was related to Student development programs conducted and planned in the coming semester, Dani sir asked to suggested to focus on approach for problem solving and then to coding skills. Darshan sir asked to emphasize on use of open source programming and the requirement of students exposing to various architectural styles where they will understand the communication between various components like how web serve communicates with database server. Student member saiprasad insisted that the student interest can be developed if he is given information wrt applications where this knowledge will be useful. Darshan sir insisted that one should also understand system first and their design solution for the problem. The students approach is exam centric so there are limitations as was expressed by Dr.Rizwana Shaikh. Darshan sir emphasized to insis

SIES Graduate School of Technology, Nerul (E), Navi Mumbai - 400706

Ver:1.0 01-01-2016

PRINCIPAL
S.I.E.S. GRADUATE SCHOOL OF TECHNOLOGY
Sri Chandrasekarendra Saraswathy Vidyapuram
Sector-V, Nerul, Navi Mumbai-400706



# SIES Graduate School of Technology Sri Chandrasekarendra Saraswati Vidyapuram Sector 5, Nerul, Navimumbai-400706



# MINUTES OF MEETING Department Advisory Board

alumini to deliver talks related to understanding systems and applications importance. Dani sir reiterated to include projects connecting different courses.

- The issue about students getting internship in their domain of interest from industry is difficult and aicte is bringing 600 hrs of internship for each student is a major task being raised by Mrs. Aparna, to that the industry expert said that company's will not be interested in providing internship for not less than three months of time. Mrs. Varha Patil placement coordinator for department asked about the effect of conducting internship fair in the college eampus, the experts suggested that until some flexibility is not given to the student, very few companys will be of help for internship but the department can give a try.
- 5. The issue about students getting internship in their domain of interest from industry is difficult and aicte is bringing 600 hrs of internship for each student is a major task being raised by Mrs. Aparna, to that the industry expert said that company's will not be interested in providing internship for not less than three months of time. Mrs. Varsha Patil placement coordinator for department asked about the effect of conducting internship fair in the college campus, the experts suggested that until some flexibility is not given to the student, very few companys will be of help for internship but the department can give a try.
- Regarding various POs which are mapped to the Cos ,Dr.Dhage suggested that the faulty and subject expert can modify the Cos as per the modules and contents they are covering. Dr.Dhage emphasized on the need of setting target for the co attainment and a knowledge of how much percentage of course syllabus maps to the specific POs. Once the target for CO to a specific PO is set then the complexity in the assignment and test papers can be increased. Mr.Darshan insisted on involving industry assigned problem statement to the students for achieving some specific Cos. Ms.Pooja rao asserted that the need of knowing the students interest also plays vital role in improving their involvement in completing the project work. Mr.Darshan suggested about setting the Knowledge forum where we can post our problems and are answered quickly. Student Sai Prasad stated need for one to one mentorship to the students interested in participating in projects competition like hackathon.
- 7. During the approval of the department objectives Dr.Dhage suggested to first specify the need to set the target and justify the target specified is appropriate. Mr.Darshan asked to collect the student's interest in participating in various competitions and then approaching the companies based on that.
- 8. While discussing about non-audit courses department is planning to lauch in the vacations which includes Ethical hacking and security, Data science using R and Software design thinking, Mr.Darshan pointed out to make use of CSR funds available with the various companies to contact NSDC and other companies which will promote the courses of their interest. He also insisted the need to conduct some non-technical courses related to softskills and team building.
- Meeting concluded by the vote of thanks by HOD the invitees for sharing their expertise with the members. The Invitees proceeded to meet with Hon. Advisor Dr. Parmeswaran after the meeting.

Action Points:

The Industry expert talks will be approved by the DAB members in future either through

© SIES Graduate School of Technology, Nerul (E), Navi Mumbai - 400706

Ver:1.0 01-01-2016

PRINCIPAL
S. D.E. S. GRADUATE SCHOOL OF TECHNOLOGY
Str. Chandrasekarendra Saraswathy Vidyapuram
Sector V, Nerul, Navi Mumbal 400706



SI	Graduate School of Technology	MINUTES OF MEETING Department Advisory Board
	mail or in person.	
2.		wide internship opportunities to the students are taken by the adu IIIC coordinator will formulate the internship policy.
3.	In the new syllabus (R-2 if required.	019), the faculty member/subject expert could include specific CO
4	improve the quality publ	objective is modified after DAB meeting with the statement: To ication count by 25%. For the academic year 2018-19 total arget for 2019-20 is 22 research publications.
5	computing is planned in enhancement of the stud	nt, AICTE-ISTE approved STTF on Cloud and High performance the month of December apart from 4 internship based SDP for skil ents are planned namely 1) Block chain technology 2)R Jacking and Security 4) Software design thinking
Coc	ordinator	Aparna Bannore
Sig	nature:	
Dat	te:	19-10/2019

**Course Exit Survey** 

PRINCIPAL S.I.E.S. GRADUATE SCHOOL OF TECHNOLOGY Sri Chandrasekarendra Saraswathy Vidyapuram Sector - V., Nerul., Navi Mumbai - 400706



# SIES Graduate School of Technology Sri Chandrasekarendra Saraswati Vidyapuram Sector 5, Nerul, Navimumbai-400706

11/2/2020

Course exit survey EDC-II (TH)-ECC402

F	Course exit survey EDC-II (TH)-ECC402 Required
1.	Name *
2.	Roll No. (Ex:117A2010) *
3.	Class and Division *
	Mark only one oval.
	SE-A
	SE-8
4.	Alternate email-id *
5.	Mobile No. *

PRINCIPAL S.I.E.S. GRADUATE SCHOOL OF TECHNOLOGY Sri Chandrasekarendra Saraswathy Vidyapuram Sactor\* V., Narul, Navi Mumbai\* 400706



11/2/2020	Course exit survey EDC-II (TH)-ECC402
6.	Instruction to students: Judge the ability with regard to the following points by putting a tick on the scale of 1 (lowest) to 5 (highest), based on the knowledge and skills you attained from this course. Did you read the instruction?
	Mark only one oval.
	Yes
7.	CO1: To design and analyze DC biasing circuits *
	Mark only one oval.
	1 2 3 4 5
	Lowest Highest
8.	CO2 : To analyse various configurations of BJT and FET multistage amplifier. *
	Mark only one oval.
	1 2 3 4 5
	Lowest Highest
9.	CO3: To design BJT and FET multistage amplifiers. *
	Mark only one oval.
	1 2 3 4 5
	Lowest Highest
	L.

PRINCIPAL
S.I.E.S. GRADUATE SCHOOL OF TECHNOLOGY
Sri Chandrasekarendra Saraswathy Vidyapuram
Sector = V, Nerul, Navi Mumbai = 400706



# SIES Graduate School of Technology Sri Chandrasekarendra Saraswati Vidyapuram Sector 5, Nerul, Navimumbai-400706

10.	CO4 : To analyse and design various power amplifier circuits *
	Mark only one oval.
	1 2 3 4 5
	Lowest Highest
11.	CO5 : To compare and analyse different types of feedback amplifiers *
	Mark only one oval.
	1 2 3 4 5
	Lowest Highest
12.	CO6 : To analyse and design different types of oscillators
	Mark only one oval.
	1 2 3 4 5
	Lowest Highest

PRINCIPAL
S.I.E.S. GRADUATE SCHOOL OF TECHNOLOGY
SorChandrasekarendra Saraswathy Vidyapuram
Sastor-V, Nerul, Navi Mumbai-400708



# Alumni Feedback:

# Apr 29, 2020, 4.33 PM 🖒 🤸 Pawan P spoojary pawan16@gmail.com> Hi Ma'am Hope so you are doing well. It's really a great initiative to take feedback's from Alumi for current syllabus. The good thing about the new syllabus is that a lot of stuffs are updated and new languages are added as per the demand in the market and also this syllabus seems a lot like project based which is a good thing as making projects increases the involvement of the students in academics and learning becomes intriguing. One thing I would suggest is that student who scores well on weekly test should be exempted from attendance for that week as long as they are doing any constructive work, as 75% attendance is not the best criteria for creativity. Regards Pawan Popiary SIES Alumni Forwarded message ----From: Vishal Dubey <yzyishal vd@gmail.com> Date: Thu, 30 Apr 2020, 16:23 Subject. Re: Final SE EXTC Draft Syllabus 28-04-2020.pdf To SHUBHANGI KHARCHE «shubhangi kharche@siesgst ac in» Cc: Ameya Kale <ameya kale 1010@gmail.com> Hello ma'am, Thank you writing to me for the feedback. I am not quite well versed with the core electronic topics here but regarding Skills lab of C++ and Java, the programs mentioned are pretty much useless as compared to what's required in the market. Addition, subtraction programs absolutely don't make people learn anything. I would request if we can incorporate competitive programming concepts and situation based problem statements in the course In microcontrollers, I am surprised to see we are still focusing on 8bit MCUs and 8051, while ARM is just a chapter. It should ideally be the other way around were focus should be more on ARM based microcontrollers I really request you from the bottom of my heart, if you can incorporate these changes, it would be beneficial for the students otherwise I don't see anything I definitely understand we cannot eliminate the basics of the core but I believe the above mentioned points can be incorporated along with the basics

PRINCIPAL
S.I.E.S. GRADUATE SCHOOL OF TECHNOLOGY
Sel Chandrasekarendra Saraswathy Vidyapuram
Sector=V, Nerul, Navi Mumbai=400706



# SIES Graduate School of Technology Sri Chandrasekarendra Saraswati Vidyapuram Sector 5, Nerul, Navimumbai-400706

	Course exit survey EDC-II (TH)-ECC402
i.	Instruction to students: Judge the ability with regard to the following points by putting a tick on the scale of 1 (lowest) to 5 (highest), based on the knowledge and skills you attained from this course. Did you read the instruction?
	Mark only one oval.
	Yes
7.	CO1: To design and analyze DC biasing circuits *
	Mark only one oval.
	1 2 3 4 5
	Lowest Highest
8.	CO2: To analyse various configurations of BJT and FET multistage amplifier. *
8.	CO2: To analyse various configurations of BJT and FET multistage amplifier. *
8.	CO2: To analyse various configurations of BJT and FET multistage amplifier. *  Mark only one oval.
8.	CO2: To analyse various configurations of BJT and FET multistage amplifier. *  Mark only one oval.  1 2 3 4 5
8.	CO2: To analyse various configurations of BJT and FET multistage amplifier. *  Mark only one oval.  1 2 3 4 5
8.	CO2: To analyse various configurations of BJT and FET multistage amplifier. *  Mark only one oval.  1 2 3 4 5
	CO2: To analyse various configurations of BJT and FET multistage amplifier. *  Mark only one oval.  1 2 3 4 5  Lowest Highest
	CO2: To analyse various configurations of BJT and FET multistage amplifier. *  Mark only one oval.  1 2 3 4 5  Lowest Highest  CO3: To design BJT and FET multistage amplifiers. *

PRINCIPAL
S.I.E.S. GRADUATE SCHOOL OF TECHNOLOGY
Sel Chandrasekarendra Saraswathy Vidyapuram
Sector = V. Nerul, Navi Mumbai = 400708



	Course exit survey EDC-II (TH)-ECC402
).	CO4 : To analyse and design various power amplifier circuits *
	Mark only one oval.
	1 2 3 4 5
	Lowest  Highest
	CO5 : To compare and analyse different types of feedback amplifiers *
	Mark only one oval.
	1 2 3 4 5
	Lowest  Highest
	CO6: To analyse and design different types of oscillators *  Mark only one oval.  1 2 3 4 5
	Lowest Highest
	This content is neither created nor endorsed by Google.

PRINCIPAL
S.J.E.S. GRADUATE SCHOOL OF TECHNOLOGY
S. Bandrasekarendra Saraswathy Vidyapuram
Soctom V., Nertily Navi Mumbai #400706



# SIES Graduate School of Technology Sri Chandrasekarendra Saraswati Vidyapuram Sector 5, Nerul, Navimumbai-400706

# Alumni Feedback:

Alumni Feedback			
	Pawan P <pre>Popojary.pawan16@gmail.com&gt;</pre> Apr 29, 2020, 433 PM		
9	to me =		
	Hi Ma'am.		
	Hope so you are doing well.		
	Trope 30 years doing work.		
	It's really a great initiative to take feedback's from Alumi for current syllabus. The good thing about the new syllabus is that a lot of stuffs are updated and now languages are added as per the demand in the market and also this syllabus seems a lot like project based which is a good thing as making projects increases the involvement of the students in academics and learning becomes intriguing. One thing I would suggest is that student who scores well on weekly test should be exempted from attendance for that week as long as they are doing any constructive work, as 75% attendance is not the best criteria for creativity.		
	Regards		
	Pawan Poolary		
	SIES Alumni		
	Forwarded message		
	Vishal Dubey syzyshal vd@omaii.com>		
ate:	Thu, 30 Apr 2020, 16 23		
ubje	ct. Re, Final SE EXTC Draft Syllabus 28-04-2020.pdf		
o Sh	HUBHANGI KHARCHE «shubhangi kharche@siesgst ac in»		
c A	meyā Kale <u>«ameya kaje1010@gmail.com</u> »		
ello	ma'am,		
nani	cyou writing to me for the feedback		
am r	not quite well versed with the core electronic topics here but regarding Skills lab of C++ and Java, the programs mentioned are pretty much useles ared to whats required in the market Addison, subtraction programs absolutely don't make people learn anything. I would request if we can		
omp	sorate competitive programming concepts and situation based problem statements in the course		
omp			
omp neorp	procontrollers. Farm surprised to see we are still focusing on 8bit MCUs and 8051, while ARM is just a chapter it should ideally be the other		
omp neorp			
omporporporporporporporporporporporporporp	procontrollers. Farm surprised to see we are still focusing on 8bit MCUs and 8051, while ARM is just a chapter it should ideally be the other		
omporporporporporporporporporporporporporp	cocontrollers. Lam surprised to see we are still focusing on 8bit MCUs and 6051, while ARM is just a chapter it should ideally be the other inclind were focus should be more on ARM based microcontrollers.  Y request you from the bottom of my heart, if you can incorporate these changes, it would be beneficial for the students otherwise I don't see armit		

PRINCIPAL
S.I.E.S. GRADUATE SCHOOL OF TECHNOLOGY
S. Chandrasekarendra Saraswathy Vidyapuram
Sector "V, Neru!, Navi Mumbai = 400706